

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Vignia 22313-1450
www.mpto.gov

APPLICATION NO. 09/826,036	FILING DATE 04/04/2001	FIRST NAMED INVENTOR Jonathan D. Chapple-Sokol	BUR920000119US1	CONFIRMATION NO 3787
30678 7590 09/09/2003 CONNOLLY BOVE LODGE & HUTZ LLP SUITE 800			EXAMINER MCDONALD, RODNEY GLENN	
1990 M STREET NW WASHINGTON, DC 20036-34			1753 DATE MAILED: 09/09/2003	PAPER NUMBER

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/826,036	CHAPPLE-SOKOL ET AL.				
Office Action Summary	Examiner	Art Unit				
	Rodney G. McDonald	1753				
Th MAILING DATE of this communication app ars on the cover she t with the correspondence address						
Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM						
THE MAILING DATE OF THIS COMMUNIC Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this communication of the period for reply specified above, the maximum states of the second of the	CATION. of 37 CFR 1.136(a). In no event, however, may a reply to unication. l) days, a reply within the statutory minimum of thirty (30 tutory period will apply and will expire SIX (6) MONTHS	be timely filed) days will be considered timely. from the mailing date of this communication. ONED (35 U.S.C. § 133).				
Status						
,	Responsive to communication(s) filed on <u>25 August 2003</u> .					
Za)	2b)⊠ This action is non-final.	and the morte is				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) <u>1,2,4-8,10,15 and 21-27</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1,2,4-8,10,15 and 21-27</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). 11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some * c) None of:						
a) ☐ All b) ☐ Some c) ☐ None of. 1. ☐ Certified copies of the priority documents have been received.						
	The second secon					
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
· 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) ☐ The translation of the foreign language provisional application has been received. 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (Information Disclosure Statement(s) (PTO-1449)	PTO-948) 5) Notice of Inf	mmary (PTO-413) Paper No(s) ormal Patent Application (PTO-152)				



Art Unit: 1753

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on August 28, 2003 has been entered.

Claim Rejections - 35 USC § 112

Claims 1, 2, 4-8, 10, 15 and 21-27 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Specifically the limitation that the second temperature is selected to avoid any significant reaction between the refractory material and the silicon in the first continuous layer is not discussed in the specification. It is suggested that Applicant point out where the support is in the specification to overcome this rejection.

Claims 7-10 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 7 is indefinite because "the silicide layer" lacks antecedent basis.



Art Unit: 1753

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1, 2, 4-8, 10, 15 and 21-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Desai et al. (U.S. Pat. 6,303,480) in view of Park (U.S. Pat. 6,281,118).

Desai et al. teach a method of forming an electrically conductive plug in an opening in a *dielectric layer* (i.e. sidewall material such as silicon dioxide see example below) of a substrate. (See Abstract) Fig. 1 shows a conventional semiconductor workpiece or substrate 10. The substrate is typically *a silicon wafer*. (Column 2 lines 5-15) The substrate includes one or more regions 12 of semiconductor material or conductor material. A dielectric layer 14 is patterned with a number of *openings* 16 so



Art Unit: 1753

that each opening exposes an area of one of the semiconductor or metal regions 12, this area being termed the "contact area" or "exposed area" of the semiconductor or metal region. (Column 2 lines 16-22)

As shown in FIG. 3, each opening 16 is filled with a metal or other conductive material 20 to form a "plug" that makes electrical contact with the underlying semiconductor or metal region 12. The plug also is called either a "contact" or a "via" according to whether the underlying region 12 is a semiconductor region or a metal interconnect, respectively. (Column 2 lines 28-34)

When the region 12 underlying the plug 20 is a semiconductor material, often a contact layer 22 is deposited directly over the semiconductor region. The contact layer is composed of a metal whose atoms do not substantially diffuse into the semiconductor 12, but into which a small amount of the semiconductor material diffuses to form a good electrical contact. For example, when the underlying region 12 is silicon, a titanium contact layer 22 typically is deposited over the silicon. Subsequent annealing causes silicon to diffuse into the titanium to form titanium silicide. (Column 2 lines 35-44)

A diffusion barrier layer 24 (i.e. liner) typically is deposited over the contact layer before depositing the plug material 20. The barrier layer 24 (i.e. liner) prevents metal atoms of the plug material from diffusing into and contaminating the semiconductor 12. The most commonly used material for the diffusion barrier is titanium nitride. (Column 2 lines 45-50)

To minimize agglomeration of the plug material 20 while it is being deposited in the opening, the side wall of each opening typically is covered with *a wetting or*



Art Unit: 1753

adhesion layer 26 composed of a material having high adhesion to the plug material.

When the plug material is tungsten or aluminum, typical materials used for the wetting/adhesion layer are titanium or a compound of titanium such as titanium nitride, titanium tungsten, or titanium silicide. (Column 2 lines 51-58)

Because titanium nitride has both barrier properties and wetting properties, a single layer of titanium nitride can be deposited to function as both the barrier layer 24 and the wetting layer 26. (Column 2 lines 59-62)

Finally, the remainder of the opening is filled with a conductive material 20, such as tungsten or aluminum, to form the plug. (Column 2 lines 63-65)

Each layer 20-26 typically is deposited either by a sputter deposition process or by a chemical vapor deposition process. (Column 3 lines 1-3)

We discovered that such openings could be successfully filled without voids by depositing a layer of silicon 30 over the titanium nitride barrier layer 24 and wetting/adhesion layer 26 (i.e. "and" indicates a Si layer over both layers) as shown in FIG. 2, and then filling the opening with conductive material 20 by conventional CVD. We discovered that the silicon layer promotes the formation of a continuous nucleation layer rather than discrete "islands" of isolated nucleation sites during initial deposition of the conductive material, which results in the deposition of a continuous, smooth, homogeneous layer of the conductive material that appears to have very few grain boundaries. (Column 3 lines 48-52)

The chemical vapor deposition process used to deposit the metal or other conductive material 20 over the silicon layer 30 can be any CVD process that



Art Unit: 1753

includes a precursor gas that can react with the silicon layer 30 to deposit the conductive material onto the walls of the openings 16. (i.e. sacrificial silicon layer) (Column 4 lines 6-11)

Our preferred process for depositing the silicon deposits a layer of silicon 30 that is only one atomic layer deep. (Column 4 lines 28-30)

We expect depositing a silicon layer 3 before performing chemical vapor deposition of the conductive material 20 to fill the opening will improve the homogeneity of the conductive material so as to prevent the formation of voids in the plug and reduce the number of grain boundaries in the material. (Column 4 lines 61-68)

WF6 reacts with the silicon in the layer to produce tungsten atoms and SiF4 gas. (Column 4 lines 42-43) (This is avoids reaction with the refractory material because it is the refractory material that is left behind.)

To simulate a surface chemistry identical to that which typically would be found on the bottom or side wall of a opening for a plug, we formed the following successive layers on a 200 mm silicon wafer: (1) We grew a 3000 Angstroms layer of *silicon oxide* (i.e. simulates sidewalls) by annealing the silicon wafer in an oxygen atmosphere at a wafer temperature of 1000 degrees C.; (2) We deposited 200 to 300 Angstroms of titanium by ionized metal plasma sputter deposition; (3) We deposited 100 Angstroms of titanium nitride by an MOCVD process employing thermal decomposition of tetrakis (dimethylamide) titanium (IDMAT); (4) Some of the wafers then were exposed to a plasma to drive out the oxygen, carbon and other impurities from the titanium nitride and to densify the titanium nitride; (5) One some of the wafers we deposited a single atomic



0011(10) 11d11(b0): 00/020;00

Art Unit: 1753

layer of silicon by thermal decomposition of silane, using the silicon deposition process described below; then (6) We deposited tungsten in a thermal CVD process performed at a chamber pressure of 30 Torr, with a gas mixture of the following gases and flow rates: WF6 at 30 sccm, SiH4 at 30 sccm, Ar at 2500 sccm, and H2 at 1000 sccm. (Column 5 lines 17-37)

The differences between Desai et al. and the present claims is that the layer completely covering the oxide layer is not discussed, the temperature of the CVD process for depositing the conductive contact is not discussed, the silicon being a polysilicon film is not discussed and the temperature for CVD of the layers is not discussed.

Park teach in FIG. 2A, a first doped polysilicon layer 22a and a first tungsten silicide (WSix; x=2 to 2.8) layer 22b are sequentially formed on a semiconductor substrate 20. Here, the first doped polysilicon layer 22a is formed by Chemical Vapor Deposition(CVD) using SiH.sub.4 gas as reactive gas and using PH.sub.3 gas as dopant at the temperature of 500 to 700.degree. C. Preferably, the ratio of SiH.sub.4: PH.sub.3 is 1.1:1.5 to .5:1.8 and the deposition thickness of the first doped polysilicon layer 22a is 500 to 1,500. ANG. The first tungsten silicide layer 22b is formed by CVD using SiH.sub.2 Cl.sub.2 gas and WF.sub.6 has at the temperature of 500 to 650.degree. C. Preferably, the ratio of SiH.sub.2 Cl.sub.2: WF.sub.6 is 2:1 to 3:1.5 and the deposition thickness of the first tungsten silicide layer 22b is 500 to 1,500. ANG. (Column 3 lines 5-17)



Art Unit: 1753

Thereafter, the first tungsten silicide layer 22b and the first doped polysilicon layer 22a are patterned to form a word line 22. An intermediate insulating layer 24 (the insulating layer encompasses oxide layer material) is then formed on the overall substrate and etched by an etching using plasma gas, to expose the portions of the surface of the first tungsten silicide layer 22b of the word line 22, thereby forming a contact hole 26. (Column 3 lines 18-25)

Thereafter, a second doped *polysilicon layer* 28a and a second tungsten silicide layer 28b are sequentially formed on the surface of the contact hole 26 and on the intermediate insulating layer 24 and patterned (Prior to patterning the layers continuously and completely cover the insulating layer), to a bit line 28 being in contact with the word line 22, as shown in FIG. 2C. Here, the second doped polysilicon layer 28a and the second tungsten silicide layer are formed under the same condition as the first doped polysilicon layer 22a and the first tungsten silicide layer 22b. That is, the second doped polysilicon layer 28a (This is the first continuous layer comprising silicon which covers the insulating layer) is formed by CVD using SiH.sub.4 gas as reactive gas and using PH.sub.3 gas as dopant at the temperature of 500 to 700.degree. C. Preferably, the ratio of SiH.sub.4 :PH.sub.3 is 1.1:1.5 to 1.5:1.8 and the deposition thickness of the second doped polysilicon layer 22a is 500 to 1,500 .ANG.. The second tungsten silicide layer 28b (This is the second layer comprising refractory material) is formed by CVD using SiH.sub.2 Cl.sub.2 gas and WF.sub.6 gas at the temperature of 500 to 650, degree. C. Preferably, the ratio of SiH.sub.2 Cl.sub.2 :WF.sub.6 is 2:1 to 3:1.5 and the deposition



Art Unit: 1753

thickness of the second tungsten silicide layer 22b is 500 to 1,500 .ANG. (Column 3 lines 50-68)

The motivation for depositing a polysilicon is that it allows for stabilizing a contact interface. (Column 2 lines 18-20) The motivation for utilizing temperatures during CVD is that it allows for deposition of the layers. (Column 3 lines 50-68)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified Desai et al. by utilizing polysilicon and certain deposition temperatures as taught by Park because it allows for stabilizing a contact interface and for the deposition of layers.

Claims 1, 2, 4-8, 10, 15 and 21-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Park et al. (U.S. Pat. 6,281,118) in view of Desai et al. (U.S. Pat. 6,303,480).

Park et al. is discussed above and all is as applies above. (See Park et al. discussed above)

The differences between Park et al. and the present claims is that use of a liner is not discussed, the thickness of the silicon layer is not discussed, the sacrificial feature of the silicon layer is not discussed and the selection of the temperatures is not discussed.

Desai et al. is discussed above and teach a liner layer of titanium nitride for preventing diffusion of the plug material into the semiconductor. (See Desai et al. discussed above; Column 2 lines 45-48) Desai et al. teach utilizing a silicon layer at least one atomic layer in thickness. (See Desai discussed above) Desai teach that the

Art Unit: 1753

silicon layer is consumed sacrificially by the fluorine of the WF6 chemical. (See Desai discussed above)

The motivation for utilizing a liner layer is that it allows for preventing diffusion of the plug material. (See Desai discussed above) The motivation for utilizing a silicon layer thickness and sacrificial property is that it allows for removal of fluorine form the chamber. (See Desai discussed above)

As to the ranges of temperatures utilized, the subject matter as a whole would have been obvious to one of ordinary skill in the art at the time the invention was made to have selected the overlapping portion of the range disclosed by Park because overlapping ranges have been held to be a prima facie case of obviousness, see In re-Malagari, 182 U.S.P.Q. 549.182 U.S.P.Q. 549

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified Park by utilizing a liner layer, a silicon layer with particular thickness and sacrificial property as taught by Desai because it allows for preventing diffusion of plug material into the semiconductor and removal of fluorine from the chamber.

REMARKS:

In response to the argument that Desai et al. do not teach a continuous layer of silicon completely covering the oxide and liner layers, it is argued that Park suggest utilizing a continuous layer of silicon. (Se Park discussed above)

In response to the argument that Park teaches away from depositing independent layers of silicon and refractory material because Park teaches forming 7,5

Application/Control Number: 09/826,036

Art Unit: 1753

silicide, it is argued that Park teach forming a layer of polysilicon and a layer of refractory material which is what the claims require. (See Park discussed above)

In response to the argument that the temperature ranges of the claims are not discussed, it is argued that the temperature ranges of Park overlap the temperature ranges of Applicant's claims because overlapping ranges have been held to be a prima facie case of obviousness, see In re Malagari, 182 U.S.P.Q. 549.182 U.S.P.Q. 549

In response to the argument that one would not combine Park with Desai et al. because the layer thickness of Park are much greater than Desai et al., it is argued that that the layer thickness as recognized by Desai et al. needs to be thick enough to react with fluorine present in the WF6 gas therefore Park layer thickness is compatible with Desai et al. because Park has a thickness suitable for reacting with the fluoride of the WF6 gas. (See Park and Desai et al. discussed above)

Art Unit: 1753

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Rodney G. McDonald whose telephone number is 703-308-3807. The examiner can normally be reached on M- Th with Every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nam X. Nguyen can be reached on 703-308-3322. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0661.

Rodney G. McDonald Primary Examiner Art Unit 1753

RM September 5, 2003